Abstract. In this paper it is shown that the make use of the redundant states with selective harmonics elimination PWM in the case of multilevel inverters is possible so as to produce the required fundamental voltage while at the same time not generate higher order harmonics and balance the four dc voltage sources without additional circuitry.
Introduction
Multilevel inverter has been attracting extensive attention from academia as well as industry in the recent decade. They have emerged as the solution to many problems related to the traditional two-level inverter. The principal advantage is to generate a good waveform quality reducing the voltage stresses on power semiconductor devices [1] [2] . So, they are very useful in high power ac applications. Several multilevel-PWM methods are developed for the two-level inverter and expanded to the multiple levels. The most popular are the multilevel carrier-based PWM derivatives. However, these techniques offer good performances using high switching frequency [3] . The SHEPWM-based method can theoretically provide various performance advantages over all the PWM methods [4] [5] . These advantages include, produced the desired fundamental sinusoidal voltage while at the same time certain order harmonics are eliminated. Otherwise, the use of this kind of inverter poses the dclink capacitor unbalance problem [7] . Two main approaches have been proposed. 1) The use of additional passive and/or active components.
2) The manipulation of the redundant switching states. The first solution causes an increase of system cost and additional power losses. For the second one, it is generally used in the space vector PWM.
In fact, this paper shows that the redundant states can be associated to the selective harmonics elimination PWM in order to improve more and more the performance system in term of quality signal and power losses.
NPC Five Level Inverter
The three legs of the NPC five-level inverter is shown in Fig.1 . The input inverter is formed by four storage capacitors. Turning-on the suitable switches can produce five different voltage levels by leg (V dc , ¾ V dc , ½ V dc , ¼ V dc , 0), as shown the stepped waveforms of fig.2.(b) . The commutation of the switches permits the addition of the capacitor voltages which reach high voltage at the output. 
It has been proved the five-level inverter is equivalent to commutation circuits with five ideal switches instead of eight ( Fig.2.(a) ). So, the five-level NPC inverter is equivalent of 2*5 matrix inverter. The switches functions (f rk ) are related to the gate transistor signals (T rk ) by the relations of system (1): 
The third modulated voltage is unnecessary for the modeling because it is linked to other ones by:
In our study, the proposed method is applicable in the case of Vdc constant, so: 
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Selective Harmonics Elimination PWM
The principle of the SHEPWM is to compute the suitable switching angles so as provide an output waveform without certain lower harmonics order. In our study the target is to cancel the 5 th , 7 th , 11 th harmonics and to control as well as possible the fundamental voltage at the same time. Therefore, we have firstly to choose the leg waveform profile with four commutations per quarter of period (Fig.4) .
To proceed, note that the signals related to the three legs have a Fourier series expression of the form:
Where: n is the harmonic number, c the considered number of angles necessary to eliminate (c-1) harmonics and i l are unitary coefficients depending on the form of the arm voltage (Fig.4) .
In the case of figure 4, these parameters are as follows:
Under the constraint:
While replacing these parameters in the equation 11 and introducing the modulation index r, we obtain the system (13) of algebraic equations. Using the resultant theory method, the solutions of the system 13 are given in the figure 5 [6] . For some modulation range multiple solutions exist. So, a choice of suitable angles is possible. The selection is based on the lower THD offer by the switching angles of these modulation indices. The results are given in figure  6 . By analyzing figures 5 and 7, we note that the aim of the SHEPWM is achieved [6] . All the solutions system are determined using the resultant theory method instead of Newton-Rphson method. In addition, the three undesirable harmonics are cancelled with a good control of the fundamental one.
Proposed DC-link Balancing Technique
The inverter is fed by a five-level rectifier to supply an induction motor.The rectifier is controlled by sinusoidal carrier-based PWM. To achieve the balancing of the divider capacitors, we have first to stabilize the rectifier output voltage. This can be carried out using PI controller. In order to keep the four voltages equal, we will make use of the switch states of the 5-level inverter. Three groups are distinguished from 125 switch states. The first one (last hexagon Fig.3 ) is formed by 24 vectors which do not connect any of the phases to the common capacitors potential and so the capacitor voltages remains unaffected. The second group has 36 vectors with multiple switch states (61). The last one is the vector zero with five different switch states. They have any effect on the DC-link voltages. So, only the second group will be used to ensure the capacitor voltages balance. Different switch states force load current to flow through different paths. Thus the direction of current through the DC-link capacitors is different and variation of capacitor voltages is different. We express the capacitor currents by the two ac load current i a and i b (Fig.2 .a & Eq.8).
According to their sign, we can know the effect of each state on the capacitor behaviour (charge or discharge). The principle of the balancing algorithm is to minimize the difference between the voltages of the four capacitors by selecting the suitable redundancy among the voltage vectors of group 2. The switch state selected has to unload the most loaded capacitor voltage and load the unloaded one. Therefore, 24 capacitor voltage derivations have to be considered. As an example, let imagine the following state of the dc-link voltages: (-3,-3 ). If i c1 < 0 we have to substitute the modulation 1 1 4 by the first redundancy (0 0 3) which allows charging C 1 and discharging C 4 . In the contrariwise, we let the initial state.The same operation is done using the PWM signal given by the SHE technique At the end, we obtain another leg voltage waveform which provides the same modulation voltage waveform and the same harmonics spectrum (Fig.6 ).
The proposed capacitor balancing method has been assessed by simulation. The five-level inverter operates with two different loads: static and dynamic. The most important error is obtained during the changing machine operation from the start-up state to the the steady state.
Conclusion
Both optimization of switching angles of 5-level output waveform using SHEPWM and DC-link voltages balance are investigated in this study. 
